INCH-POUND

MIL-M-38510/507A

26 March 1992 SUPERSEDING MIL-M-38510/507 12 May 1989

MILITARY SPECIFICATION

MICROCIRCUITS, MEMORY, DIGITAL, CMOS ULTRAVIOLET ERASABLE
PROGRAMMABLE ARRAY LOGIC,
MONOLITHIC SILICON

This specification is approved for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

- 1.1 <u>Scope</u>. This specification covers the detail requirements for monolithic silicon, CMOS, erasable programmable array logic microcircuits which employ an EPROM cell as the programming element. Two product assurance classes (B and S) and a choice of case outlines and lead finishes are provided and are reflected in the complete Part or Identifying Number (PIN).
 - 1.2 Part or Identifying Number (PIN). The PIN shall be in accordance with MIL-M-38510 (see 3.6 herein).
 - 1.2.1 Device types. The device types shall be as follows:

Device type	<u>Circuit</u>	t _{PD}
01	22-input, 10-output, AND-OR logic array	30 ns
02	22-input, 10-output, AND-OR logic array	25 ns
03	22-input, 10-output, AND-OR logic array	20 ns
04	22-input, 10-output, AND-OR logic array	15 ns

- 1.2.2 <u>Device class</u>. The device class shall be the product assurance level as defined in MIL-M-38510.
- 1.2.3 <u>Case outlines</u>. The case outlines shall be designated as follows:

Outline letter	<pre>Case outline (see MIL-M-38510, appendix C)</pre>
К	F-6 (24-lead, .640" x .420" x .090"), flat package; transparent lid to permit UV light erasure
L	D-9 (24-lead, 1.280" x .310" x .200"), dual-in-line package; transparent lid
3	to permit UV light erasure C-4 (28-terminal, .460" x .460" x.100"), square chip carrier package; transparent lid to permit UV light erasure

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Rome Air Development Center, (RBE-2), Griffiss AFB, NY 13441, by using the Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

FSC 5962

1.3 Absolute maximum ratings.

```
Supply voltage range - - - - - - - - - -
                                                     -0.5 V dc to +7.0 V dc
                                                      -3.0 V dc to +7.0 V dc
Input voltage range - - - - - - - - - -
Storage temperature range - - - - - - - - -
                                                      -65°C to +150°C
Lead temperature (soldering, 10 seconds)- - - -
                                                      +260°C
                                                      See appendix C, MIL-M-38510
Thermal resistance, junction-to-case (\Theta_{\text{JC}}) 1/-
Output voltage applied in high I state - - -
                                                      -0.5 V dc to +7.0 V dc
Output sink current - - - - - - - - - - -
                                                     16 mA
Maximum power dissipation (P_D) - - - - - - Maximum junction temperature (T_J) - - - - - -
                                                     1.2 W
                                                      +175°C
```

1.4 Recommended operating conditions.

```
Supply voltage range - - - - - - - - - - - - - - - - - - 4.5 V dc minimum to 5.5 V dc maximum Minimum high level input voltage (V_{\rm IL}) - - - - - 2.0 V dc Maximum low level input voltage (V_{\rm IL}) - - - - - 0.8 V dc Case operating temperature range (T_{\rm C}) - - - - - - - - - - - - - 55°C to +125°C
```

2. APPLICABLE DOCUMENTS

2.1 Government documents.

2.1.1 <u>Specifications, standards, and handbooks</u>. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation (see 6.2).

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Unless otherwise indicated copies of federal and military specifications, standards, and handbooks are available from the Standardization Document Order Desk, Building 4D, 700 Robbins Avenue, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence.</u> In the event of a conflict between the text of this specification and the references cited herein, (except for associated detail specification sheets or MS standards), the text of this specification shall take precedence. Nothing in this specification, however, shall supersede applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

- 3.1 <u>Detail specifications.</u> The individual item requirements shall be in accordance with MIL-M-38510, and as specified herein. When manufacturer-programmed devices are delivered to the user, an altered item drawing shall be prepared by the contracting activity to specify the required program configuration.
- 3.2 <u>Design, construction, and physical dimensions.</u> The design, construction, and physical dimensions shall be as specified in MIL-M-38510, and herein.

 $[\]overline{\underline{1/}}$ Must withstand the added P_D due to short circuit test (e.g., I_{OS}).

- 3.2.1 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.
- 3.2.2 Truth table.
- 3.2.2.1 <u>Unprogrammed or erased devices</u>. The truth table for unprogrammed devices shall be as specified on figure 2. When required in groups A, B, C, or D (see 4.4), the devices shall be programmed by the manufacturer prior to test. A minimum of 50 percent of the total number of cells shall be programmed.
- 3.2.2.2 <u>Programmed devices</u>. The requirements for supplying programmed devices are not part of this specification.
 - 3.2.3 Logic diagram. The logic diagram for unprogrammed devices shall be as specified on figure 3.
 - 3.2.4 Case outlines. Case outlines shall be in accordance with MIL-M-38510 and 1.2.3 herein.
- 3.3 <u>Lead material and finish</u>. Lead material and finish shall be in accordance with MIL-M-38510 and 6.4 herein.
- 3.4 <u>Electrical performance characteristics</u>. Unless otherwise specified, the electrical performance characteristics are as specified in table I. The electrical tests for each subgroup are described in table I. Any additional detailed information or electrical test requirements not covered in table I (i.e., pin for pin conditions and testing sequence) shall be maintained and available upon request from the qualifying activity.
- 3.5 <u>Electrical test requirements</u>. The electrical test requirements for each device class shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.6 <u>Marking</u>. Marking shall be in accordance with MIL-M-38510. For programmed devices, the altered item drawing number shall be added to the marking by the programming activity.
- 3.7 <u>Processing EPLD's</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.
- 3.7.1 <u>Erasure of EPLD's</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.8.
- 3.7.2 <u>Programmability of EPLD's</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.7
- 3.7.3 <u>Verification of erasure of programmability of EPLDS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.
- 3.8 <u>Microcircuit group assignment</u>. The devices covered by this specification shall be in microcircuit group number 42 (see MIL-M-38510, appendix E).
 - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-M-38510 and methods 5005 and 5007 of MIL-STD-883, except as modified herein.

- 4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to qualification and quality conformance inspection. The following additional criteria shall apply:
 - a. Delete the sequence specified in 3.1.9 through 3.1.13 of method 5004 and substitute lines 1 through 5 of table II herein.
 - b. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Static test using the circuit shown on figure 4b or equivalent. Ambient temperature (T_A) shall be +125°C minimum. Test duration for the static test shall be 48 hours minimum for class S. The 48-hour burn-in may, at the manufacturer's option, be broken into two sequences of 24 hours each (static I and static II) followed by interim electrical measurements.
 - (2) Dynamic test (test condition D or E) using the circuit shown on figure 4a or equivalent. Test duration and temperature shall be in accordance with method 5004 of MIL-STD-883.
 - c. Interim and final electrical tests shall be as specified in table II, except interim electrical tests prior to burn-in are optional at the discretion of the manufacturer.
 - d. Post dynamic burn-in electrical parameter measurements may, at the manufacturer's option, be performed separately or included in the final electrical parameter measurements.
 - e. The percent defective allowable (PDA) shall be as specified in MIL-M-38510.
 - f. A data retention stress test shall be included as part of the screening procedure and shall consist of the following steps: (Steps 1 through 3 may be performed at the wafer level.)
 - (1) Program a minimum of 50 percent of the total number of cells, including the slowest programming cell. The remaining cells shall provide a worst case speed pattern.
 - (2) Bake, unbiased, for 72 hours at +140°C or for 48 hours at +150°C or for 8 hours at +200°C, or 2 hours at +300°C for unassembled devices only.
 - (3) Perform margin test using $V_m = +5.7 \text{ V}$ at +25°C using loose timing (i.e., $t_{ACC} = 1 \mu s$).
 - (4) Perform dynamic burn-in (see 4.2b.(2)).
 - (5) Perform margin test using V_m = +5.7 V at +25°C using loose timing (i.e., t_{ACC} = 1 μ s).
 - (6) Perform electrical tests (see 4.2c).
 - (7) Erase (see 3.7.1). Devices may be submitted for groups A, B, C, and D testing.
 - (8) Verify erasure (see 3.7.3).

The maximum unbiased bake temperature shall not exceed +200°C for packaged devices or +300°C for unassembled devices.

4.3 <u>Qualification inspection</u>. Qualification inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4). Qualification data for subgroups 7 and 8 shall be by attributes only.

- 4.3.1 <u>Qualification extension</u>. When authorized by the qualifying activity, for qualification inspection, if a manufacturer qualifies a device type, then the slower device types of the same die type (see MIL-M-38510, 3.1.3.21) may be part I qualified upon the request of the manufacturer, without any further testing.
- 4.3.2 <u>Electrostatic discharge sensitivity (ESDS)</u>. ESDS testing shall be performed in accordance with MIL-STD-883, method 3015 for initial testing and after any design or process changes which may affect input-output protection circuitry. The option to categorize devices as ESD sensitive without performing the test is not allowed.
- 4.4 Quality conformance inspection. Quality conformance inspection shall be in accordance with MIL-M-38510. Inspections to be performed shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, and D inspections (see 4.4.1 through 4.4.4).
- 4.4.1 <u>Group A inspection</u>. Group A inspection shall be in accordance with table I of method 5005 of MIL-STD-883 and as follows:
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 5 and 6 of table I of method 5005 of MIL-STD-883 shall be omitted.
 - c. All devices selected for testing shall be programmed with a minimum of 50 percent of the total number of cells programmed. After completion of all testing, the devices shall be erased and verified (except devices submitted for groups B, C, and D testing).
 - d. Subgroup 4 ($C_{
 m IN}$ and $C_{
 m OUT}$ measurements) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. Sample size is 15 devices with no failures, and all input and output terminals tested.
- 4.4.2 <u>Group B inspection</u>. Group B inspection shall be in accordance with table II of method 5005 of MIL-STD-883.
 - a. Class S devices selected for testing in subgroup 5 (table IIa of method 5005 of MIL-STD-883) shall be programmed in accordance with 3.2.2 herein.
 - b. Electrical parameters shall be as specified in table II herein.
 - c. Steady-state life test for class S devices shall be in accordance with table IIa (subgroup 5) of method 5005 of MIL-STD-883 using a circuit submitted to the qualifying activity for approval. If the alternate burn-in conditions are used, the circuit on figure 4 or equivalent shall be used.
- 4.4.3 <u>Group C inspection</u>. Group C inspection shall be in accordance with table III of method 5005 of MIL-STD-883 and as follows:
 - a. End-point electrical tests shall be as specified in table II herein.
 - b. Steady-state life test (method 1005 of MIL-STD-883) conditions:
 - (1) Test condition D or E, using the circuit shown on figure 4, or equivalent.
 - (2) $T_{\Delta} = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
 - (4) The devices selected for testing shall be programmed with a minimum of 50 percent of the total number of cells programmed. After completion of all testing, the devices shall be erased and verified (except devices submitted for group D testing).

- 4.4.4 Group D inspection. Group D inspection shall be in accordance with table IV of method 5005 of MIL-STD-883 and as follows:
 - a. End-point electrical tests shall be as specified in table II herein.
 - b. The devices selected for testing shall be programmed with a minimum of 50 percent of the total number of cells programmed. After completion of all testing, the devices shall be erased and verified.
- 4.5 <u>Methods of inspection</u>. Methods of inspection shall be as specified in the appropriate tables and as follows.
- 4.5.1 <u>Voltage and current</u>. All voltages given are referenced to the microcircuit ground terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
- 4.6 <u>Inspection of packaging</u>. The sampling and inspection of the preservation, packing and container marking shall be in accordance with the requirements of MIL-M-38510.
- 4.7 <u>Programming procedure.</u> The programming specifications on figure 6, figure 7, in table III, table IV, table VI, table VII, table VIII, and the following procedures shall be used for programming the device:
 - a. Initially and after each erasure, all cells, with the exception of the security bit, are in the "O" state. A "1" indicates that an unprogrammed location is to be programmed and a "O" indicates that an unprogrammed location is to remain unprogrammed. All locations to be programmed are addressed as row and column locations. Table V through table VIII provide the specific address for each addressed location to be programmed.
 - b. The programming flow chart on figure 7 describes the sequence of operations for programming the Normal and Phantom arrays, the Normal and Phantom Output Enable product terms, the Set and Preset product terms, the Top Test product term, the Bottom Test product term, and the Architecture bits. The sequencing and timing of the signals is shown on figure 6a. All setup, hold, and delay times must be met, and the sequence of operations should be strictly followed. Proper sequencing of all power and supervoltages is essential for reliable programming of the device.
 - c. After all locations are programmed, a verify of all words is required as shown on figure 6. When performing this verify only operation, eliminate the program portion of the cycle but maintain the setup and hold timing relative to the verify pulse. Under no circumstances should the verify signal be held low and the addresses toggled as it violates address setup and hold times. The overprogram pulse in step 10 of figure 7 is a variable, "4" times the initial value when programming the Normal, Phantom, Top Test, Bottom Test and Output Enable product terms and "8" times the initial value when programming the Architecture bits.
 - d. The security cell is programmed per figure 6b with a single 50 ms pulse on I_{11} . A supervoltage on I_{3} is used to verify the security cell after V_{pp} has been removed from I_{0} . Data in is represented as a supervoltage on I_{2} and verified as a TTL signal output on the same pin. A "O" on I_{2} indicates that the security bit has been programmed, and a "1" indicates that the security has not been programmed.

TABLE I. Electrical performance characteristics.

Parameter	 Symbol	Test conditions	 Group A	Device	 Li	mits	Unit
rarametei		T _C = -55°C to +125°C	subgroups (test method)	types	Min	 Max 	
High level output voltage	V _{OH}	 V _{CC} = 4.5 V, V _{IL} = 0.0 V V _{IH} = 5.0 V, I _{OH} = -2.0 mA	(3006)	All	 2.4 		V
Low level output voltage	V _{OL}	V _{CC} = 4.5 V, V _{IL} = 0.0 V V _{IH} = 5.0 V, I _{OL} = 12.0 mA	(3007)	 All 	 	0.5	 V
Input high level <u>1</u> / voltage	v _{IH}	v _{cc} = 4.5 v	1, 2, 3	All	2.0	 	 V
Input low level <u>1</u> / voltage	 v _{IL} 	V _{CC} = 4.5 V	1, 2, 3	ALL		0.8	V
High impedance output leakage current <u>2</u> /	IOZL	v _{CC} = 5.5 v, v _{IL} = 0.0 v v _{IH} = 5.0 v, v _O = 0.0 v	1, 2, 3	ALL	 -40 		 μ Α
High impedance output leakage current <u>2</u> /	 	 V _{CC} = 5.5 V, V _{IL} = 0.0 V V _{IH} = 5.0 V, V _O = 5.5 V	(3020)	ALL		40	 μΑ
High level input	IIH	v _{CC} = 5.5 v, v _{IH} = 5.5 v	1, 2, 3	ALL		10	μΑ
Low level input	IIL	v _{cc} = 5.5 v, v _{IL} = 0.0 v	1, 2, 3	All	-10		μΑ
Supply current	Icc	 V _{CC} = 5.5 V I/O = open Pins (I _O -I ₁₁) = 0.0 V	(3005)	 All 		120	mA
Output short circuit current 3/4/	Ios	v _{cc} = 5.5 v, v _o = 0.5 v	(3011)	All	-30 	 -90 	mA
Input capacitance	cI	V _{CC} = 5.0 V, V _I = 0.0 V T _C = +25°C, f = 1 MHz (see 4.4.1d)	4 4 (3012)	ALL		10	pF
Output capacitance	co	(see 4.4.1d) V _{CC} = 5.0 V, V _O = 0.0 V T _C = +25°C, f = 1 MHz (see 4.4.1d)	4	ALL		10	pF
4/	<u> </u>	(see 4.4.1d)	(3012)		<u> </u>		<u> </u>

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Parameter	 Symbol	Test conditions	Group A	Device	 <u> </u>	imits	 _ Unit
, 		T _C = -55°C to +125°C	subgroups (test method)	types	 Min 	 Max	
Input or feedback	 t _{PD}	$ V_{CC} = 4.5 \text{ V}$	 9, 10, 11	 <u>01</u>		30	_ ns
to nonregistered output	ווייי	V _{CC} = 4.5 V See figure 5		02		25	_ _!
·	İ		 (3003)	03		20	_
			<u> </u>	04	<u> </u>	15	<u> </u>
Clock to output 5/	t _{co}		 9, 10, 11	01	<u> </u> 	20	_ ns
· -				02	<u> </u>	15	_
	İ		(3003)	03	<u> </u>	15	_
		į		04		10	
Input to output	 t _{PZH}	-1	9, 10, 11	01		25	 _ ns
enable	PZH	į		02		25	_ '
			(3003)	03		 20_	_
				04		 15	
Input to output	1	-	9, 10, 11	01		 25	ns
enable	t _{PZL}			02		 25	
			(3003)	03		20	_
				04		15	
Input to output	+	-	9, 10, 11	01		25	ns
disable	t _{PHZ}		,, .,,	02		25	_
			(3003)	03	1	20	_
				04		15	<u> </u>
Input to output	1,	-! 	9, 10, 11	01		25	ns
disable	† _{PLZ}			02		25	
			(3003)	03	İ	20	-
				04	İ	15	_ <u> </u>

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Parameter	Symbol	Test conditions	Group A	Device	<u> Li</u>	imits	_ Unit
		T _C = -55°C to +125°C	subgroups (test method)	types 	 Min 	Max	
Clock pulse width	 t _{WH}	 V _{CC} = 4.5 V See figure 5	9, 10, 11	01	20		_ ns
<u>4</u> /	""	Sée figure 5 		02	 15	<u> </u>	_
			(3003)	03	15	1	_
				04	6	<u> </u>	_
Clock pulse width	t _{WL}		9, 10, 11	01	20_	<u> </u>	_ ns
<u>4</u> /				02	15		_
			(3003)	03	15		_[
				04	6		
Setup time	 t _s		9, 10, 11	01	20		_ ns
				02	 18	<u> </u>	_
			(3003)	03	 17	<u> </u>	_
				04	 12	<u> </u>	<u> </u>
Hold time	t _H	 	9, 10, 11 (3003)	All	0		ns
Maximum clock	 f _{MAX}		 9, 10, 11	01	25	<u> </u>	_ MHz
frequency <u>6</u> /]	02	 30		_
	1		(3003)	03	31.2		_
				04	45	ļ	
Asynchronous reset	 t _{AW}	ļ	9, 10, 11	01	30		ns
pulse width	''"			02	25	<u> </u>	_
			 (3003)	03	20		_
	ļ			04	1 15		

TABLE I. <u>Electrical performance characteristics</u> - Continued.

Parameter	Symbol	Test conditions	Group A	Device	L	_ Unit	
		T _C = -55°C to +125°C	subgroups (test method)	types	 Min 	 Max 	ļ -
Asynchronous reset	 t _{AR}	 V _{CC} = 4.5 V See figure 5	9, 10, 11	01	30		_ ns
recovery time	""	See figure 5 		02	25		_
			(3003)	03	20	<u> </u>	_
				04	15		
Asynchronous reset to	 t _{AP}		9, 10, 11	01		30	_ ns
registered output reset	' ''			02		25	_
		 	(3003)	03		25	_
				04		 20	

 $[\]underline{1}/$ These are absolute values with respect to device ground and all overshoots due to system or tester noise are included.

^{2/} I/O terminal leakage is the worst case of I_{IX} or I_{OZ} . 3/ For test purposes, not more than one output should be shorted at a time. Short circuit test duration should not exceed one second.

 $[\]underline{4}/$ Tested initially and after any design or process changes that affect that parameter, and therefore shall be guaranteed to the limits specified in table I.

^{5/} Test applies only to registered outputs. 6/ f_{MAX} is derived by testing t_S and t_{CO} and is not tested directly. $f_{MAX} = 1/(t_S + t_{CO})$.

TABLE II. Burn-in and electrical test requirements.

Line	Applicable tests	l cı	ass S devices	<u>1</u> / <u>2</u> /	CL	ass B devices	<u>1</u> / <u>2</u> /
no.	and MIL-STD-883 test method	Reference paragraph	 Table I <u>3</u> / subgroups	Table IX delta <u>4</u> / limits	 Reference paragraph	 Table I <u>3</u> / subgroups	Table IX delta <u>4</u> / limits
1	Interim electrical parameters (method 5004)		1			 1 	
2	 Static burn-in I (method 1015)	4.2b	Required				
3		ļ	1*	Δ		1	
4	 Static burn-in II (method 1015)	4.2b	 Required			 	
_5	Same as line 1		1*	Δ		1	<u> </u>
6	Dynamic burn-in (method 1015)	4.2b	Required		4.2b	Required	
7		4.2d	1*				
8	 Final electrical parameters (method 5004)		 1*,2,3,7,8, 9,10,11 <u>5</u> /	Δ		1*,2,3,7,8, 9,10,11	
9	Group A test requirements (method 5005)	4.4.1	1,2,3,7,8, 9,10,11		4.4.1	1,2,3,7,8, 9,10,11	
10	 Group B end-point electrical parameters (method 5005)	4.4.2	1,2,3,7,8, 9,10,11	 			
11	 Group C end-point electrical parameters (method 5005)				4.4.3	1,2,3,7,8 <u>5</u> / <u>6</u> /	Δ
12	 Group D end-point electrical parameters (method 5005)	4.4.4	1,2,3,7,8	 	4.4.4	 1,2,3,7,8 	

^{1/} Blank spaces indicate tests are not applicable.

^{2/} For subgroups 9, 10, and 11 only the worst value measured per device need be recorded when variables data is required (e.g., during qualification).

^{3/ *} indicates PDA applies to subgroup 1 (see 4.2e).

^{4/} Δ indicates delta limit shall be required only on table IX, subgroup 1, where specified, and the delta values shall be computed with reference to the previous interim electrical parameters (line 1). Refer to table IX for required parameters and limits to be tested.

^{5/} The device manufacturer may at his option, either complete subgroup 1 electrical parameter measurements, including delta measurements, within 96 hours after burn-in completion (removal of bias); or may complete subgroup 1 electrical measurements without delta measurements within 24 hours after burn-in completion (removal of bias).

^{6/} For class B, delta limits shall be required on initial qualification or after any design changes which may affect the parameters listed in table IX. Delta values shall be computed with reference to the previous interim electrical parameters.

Device types	01, 02,	03, and 04
Case outlines	K, L	3
Terminal number	Termin	al symbol
1	CP/IO	NC
2	11	CP/I _O
3	1 ₂	11
4	I ₃	¹ 2
5	¹ 4	I ₃
6	1 ₅	I ₄
7	^I 6	1 ₅
8	17	NC
9	¹ 8	^I 6
10	1 ₉	¹ 7
11	^I 10	¹ 8
12	GND	¹ 9
13	^I 11	^I 10
14	1/00	GND
- 15	1/01	NC
16	1/02	I ₁₁
17	1/03	1/00
18	1/04	1/01
19	1/05	1/02
20	1/06	1/03
21	1/07	1/04
22	1/08	NC
23	1/09	1/05
24	v _{cc}	1/06
25		1/07
26		1/08
27	_	1/09
28		v _{cc}

FIGURE 1. <u>Terminal connections</u>.

	Truth table																				
Input pins										Output pins											
CP\IO	Ι ₁	I ₂	Ιz	I,	I_5	I ₆	I ₇	Ia	Ιο	110	I ₁₁	1/00	1/01	1/02	1/03	1/04	1/05	1/06	1/07	1/08	1/09
x x x x x x x x x x x x x x x									Z	Z	Z	Z	Z	Z	Z	Z	Z	Z			

- NOTES:
 1. Z = High impedance
 2. X = Don't care

FIGURE 2. Truth table (unprogrammed).




FIGURE 3. Logic diagram (unprogrammed).





FIGURE 3. Logic diagram (unprogrammed) - Continued.




NOTES:

- 1. R1 = 1 k Ω ±5% and is located on the program board. Each R1 feeds a maximum of 420 devices. 2. R2 = 1 k Ω ±5% and is located at each device pin. 3. There is one 0.1 μ F decoupling capacitor on every socket between V_{CC} and ground.

- 4. All pulse generators have the following characteristics:
 VIL = -0.25 V minimum to 0.25 maximum; V_{IH} = 2.75 V minimum to 3.25 V maximum.
 5. V_{CC} = 5.75 V ±0.25 V.
 6. Input frequencies are as follows:

Input	Frequency(±50%)	Input	Frequency (±50%)
CLOCK	f ₀ = 500 kHz	A ₅	$f_6 = 1/64 \ f_0$
A _O	$f_1 = 1/2 \ f_0$	A ₆	$f_7 = 1/128 \ f_0$
A ₁	$f_2 = 1/4 \ f_0$	A ₇	$f_8 = 1/256 \ f_0$
A ₂	$f_3 = 1/8 \ f_0$	A ₈	$f_9 = 1/512 \ f_0$
A ₃	f ₄ = 1/16 f ₀	A ₉	$f_{10} = 1/1024 \ f_0$
A ₄	f ₅ = 1/32 f ₀		


FIGURE 4a. Burn-in and life test circuit.



NOTES:

- 1. R1 = 1Ω ±5%. 2. V_{CC} = 6.50 V ±0.25 V. 3. For static II burn-in, reverse all input connections (i.e., V_{SS} to V_{CC} and V_{CC} to V_{SS}).

FIGURE 4b. Static burn-in circuit.



NOTES:


- 1. $C_L = 50$ pF minimum, including jig and probe capacitance. t_{PHZ} and t_{PLZ} are specified with $C_L = 5$ pF. R1 = 105 ohms ± 1 percent.

 2. Outputs may be under load simultaneously.

 3. $V_{IH} = 3.0$ V, $V_{IL} = 0.0$ V.

 4. For t_{PZH} , t_{PHZ} , and t_{PLZ} :

<u>Test</u>	$v_{\mathbf{X}}$	Output measurement level
t _{PHZ}	2.06	2.56 V
t _{PZL}	2.06	1.56 V
^t PHZ	1.5	v _{OH} -0.5 v
t _{P1 7}	2.60	V _{OL} +0.5 V



OUTPUT CONTROL SWITCHING WAVEFORM

FIGURE 5. Switching time test circuit and waveforms.





FIGURE 5. Switching time test circuit and waveforms - Continued.



NOTES:

- 1. Power, V_{PP} and V_{CC} should not be cycled for each program/verify cycle, but may remain static during
- 2. For programming \overline{OE} Product Terms and Architecture bits, pin 11 (A9) must go to V_{pp} and satisfy t_{AS} and t_{AH}

FIGURE 6a. Programming waveforms.





FIGURE 6a. Programming waveforms for security cell.



NOTE: This value is "41" for programming the NORMAL array, PHANTOM array TOP TEST, BOTTOM TEST and OUTPUT ENABLE PRODUCT TERMS. The value is "8" when programming ARCHITECTURE BITS.

FIGURE 7. Programming flowchart.

TABLE III. Operating modes. 1/

					BLE					ig iiic								
								·1	Pi	n id	ent	ifica	tion			· ·		
Feature	Mode	CPI _O	^I 1	^I 2	I ₃	¹ 4	I ₅	^I 6	1 ₇	^I 8	I ₉	^I 10	I ₁₁	100	103	106	10 ₁ 10 ₂ 10 ₄ 10 ₅ 10 ₇ 10 ₈	109
, catal c																		
Main Array	Program	PP		Т	able	٧				Tabl	e V	I	PP HP	Data In				
Product	Inhibit	PP												High Z				
	Verify 2/	PP											LP					
OE Product	Program	PP	PP Table V HP HP PP PP									Data I	n					
Terms	Inhibit	PP			ubec	•			НР	НР	HP	PP	HP			High :	<u>z</u>	
	Verify	PP	PP						НР	HP	НР	PP	LP	Data out				
SyncSet Async <u>3</u> /	Program	PP		T	able	. V			НР	НР	НР	НР	PP	Data In	Data In	Data In	LP	Data In
Reset TopTest	Inhibit	PP							HP	НР	НР	НР	НР	Z	Z	Z	Z	Z
BotTest	V	рр						НР	НР	НР	НР	LP	Data Out	Data Out	Data Out	Driven	Data Out	
	Verify						НР		LP			PP	PP			Data I	<u> </u>	
Archi- tecture	Program	PP	HP	HP	HP	\vdash	T		Table			<u> </u>						
Bits	Inhibit	PP	HP HP HP HP HP						F '''				НР					
	Verify	PP	HP	HP	HP	HP	HP	HP	LP			PP	LP	Data out			l	
Security Bit	Program	PP_	LP	PP	LP	LP	LP	LP	LP	LP	LP	LP	PP	LP	LP	LP	LP	LP
	Verify	LP	LP	Data Out	PP	LP	LP	LP	LP	LP	LP	LP	LP		Dri	ven Ou	tputs	
PAL	Normal	CP/I	I	I	1	1	1	1	1	I	1	1	I			1/0		
Mode Operatn	Phantom	NA	1	NA	NA	NA	PP	1	NA	NA	1	I	NA			Outpu	t	r
	TopTest	I	I	I	1	1	1	I	1	PP	1	I	I		r	NA		Out
	BotTest	I	I	I	I	I	I	1	1	1	PP	I	I	Out	<u></u>		NA	
	RPreld	4/	NA	NA	NA	NA	NA	NA	PP	NA	NA	NA	LP			Data 1	[n	
Phantom	Program	PP	LP	LP			LP	PP		Tabl	le V	Ί	PP			Data	<u>In</u>	
Array P Terms	Inhibit	PP	LP	LP	VI	11	LP	PP					НР			High	Z	
	Verify	PP	LP	LP			LP	PP					LP			Data O	ut	
Phantom	Program	PP	LP	LP			LP	PP	НР	НР	НР	PP	PP			Data :	In	
OE P Terms	Inhibit	PP	LP	LP	Tab VI	le II	LP	PP	P HP HP HP PP HP			НР	High Z					
	Verify	PP	LP	LP			LP	PP	НР	НР	НР	PP	LP			Data O	ut	

TABLE III. Operating modes. 1/

1/ Voltage legend:

 $\begin{array}{l} \text{LP = Low level input programming voltage (V}_{\text{ILP}}). \\ \text{HP = High level input programming voltage (V}_{\text{IHP}}). \\ \text{PP = Program voltage (V}_{\text{PP}}). \end{array}$ Z = High impedance.

 $\underline{2}/$ It is necessary to toggle $\overline{\text{OE}}$ (I₁₁) high during all address transitions while in the program verify/blank check mode.

3/ Data In and Data Out for programming Synchronous Set, Asynchronous Reset, Top Test and Bottom Test is programmed and verified on the following pins:

I/O₀ = Bottom Test
I/O₃ = Synchronous Set
I/O₆ = Asynchronous Reset
I/O₉ = Top Test
The preload clock on CP/I₀ loads the Registers on a low going high transition.

TABLE IV. Programming characteristics.

Parameter	Symbol Conditions T _A = +25°C ±5°C		Device types	Limits		Unit
		T _A = +25°C ±5°C		Min	Max	
Programming voltage	V _{PP}		All	 12.0 	13.0	V
Supply voltage during programming	V _{CCP}		ALL	4.75	5.25	 V
Input high voltage during programming	V _{IHP}		ALL	3.0	V _{CCP}	V
Input low voltage during programming	V _{ILP}		ALL	-3.0	0.4	V
Output high voltage	v _{он}		ALL	2.4		V
Output low voltage	v _{oL}		All		0.4	V
Programming supply current	I _{PP}		All		 40 	mA
Delay to programming voltage	t _P		ALL	20		ms
Delay to program	t _{DP}		 All	 1 		 μs
Hold from program or verify	t _{HP}		ALL	1 1		 μs

TABLE IV. Programming characteristics - Continued.

Parameter	Symbol Conditions T _A = +25°C ±5°C	Device	Limits		Unit	
		T _A = +25°C ±5°C	types	 Min	Max	
V _{PP} rise and fall time	t _{R,F}		All	 50 		ns
Address setup time	 t _{AS}		ALL	 1 		μs
Address hold time	t _{AH}		ALL	1 1 	 	 µs
Data setup time	t _{DS}		ALL	 1 		 µs
Data hold time	t _{DH}		 All	 1 		 µs
Programming pulse width	t _{PP}		ALL	 0.4 	10	ms
Programming pulse width for security	t _{SPP}		ALL	 50 		ms
Delay from program to verify	t _{DV}		 All	 2 	 	μs
Delay to data out	t _{VD}		ALL		1	 μs
Verify pulse width	t _{VP}		All	2		 μs
Verify to high Z	t _{DZ}		ALL		1 1	μs

TABLE V. Input term addresses.

Input			Pin	name	1	
term	 I ₁ 	 I ₂ 	I ₃	I 4	1 ₅	¹ 6
0	 V _{ILP}	V _{ILP}	VILP	 V _{ILP}	V _{ILP}	VILP
1	VIHP	VILP	VILP	VILP	VILP	VILP
2	; ITHE	VIHP	VILP	VILP	VILP	VILP
3	VILP	V _{IHP}	VILP	VILP	VILP	VILP
4	VIHP VILP	VILP	VIHP	VILP	VILP	VILP
		VILP	VIHP	VILP	VILP	VILP
5 6	V _{IHP}	VIHP	V _{IHP}	VILP	VILP	VILP
7	VILP VIHP		VIHP	VILP	VILP	VILP
8		I VIHP	VILP	VIHP	VILP	VILP
9	VILP	VILP VILP	VILP	VIHP	VILP	VILP
10	V		VILP	VIHP	VILP	VILP
11	V _{ILP}	VIHP	1 1/	VIHP	VILP	VILP
12	VIHP	! "THP	VILP VIHP	VIHP	VILP	VILP
13	VILP	VILP	1 1/	VIHP	VILP	VILP
14	VIHP	VILP	I VIHP	VIHP	VILP	VILP
15	VILP	VIHP	V IHP	VIHP	VILP	VILP
16	V IHP	i And	VIHP	VILP	VIHP	VILP
17	VILP	LILE	VILP		l 1/	VILP
18	THP	LILP	LILP	VILP	VIHP VIHP	
19	VILP	THP	VILP	LILE		VILP
20	VIHP	, Jnr	VILP	I VILP	VIHP	VILP
21	VILP	ILP	VIHP	LILP	VIHP	VILP
22	VIHP	VILP	VIHP	VILP	V _{IHP}	VILP
23	VILP	VIHP	VIHP	VILP VILP	I VIHP	VILP
24	VIHP	THP	VIHP	VIHP	VIHP	VILP
25	LILP	LILP	VILP	; THE	V _{IHP}	VILP
26	THP	TLP	VILP	; ,,IMP		VILP
27	TLP	VIHP	I VILP	V IHP	VIHP	1 1/
28	THP	THP	VILP	; "THL	VIHP	VILP
29	LILP	I VILP	VIHP	VIHP	VIHP	VILP
30	THP	VILP	VIHP	1 AHL	VIHP	LATER
31	VILP	VIHP	I VIHP	VIHP	V IHP	VILP
32	VIHP	IHP	VIHP	IHP	THP	LILL
33	VILP	VILP	VILP	VILP	ILP V-1-	THP
34	VIHP	; ;;ILP	VILP	VILP	, JILP	THP
35	LILP	THP	I VILP	, ILP	VILP	VIHP
36	VIHP	LIHP	VILP	VILP	VILP	I VIHP
37	VILP	VILP	VIHP	LILP	VILP	THP
38	VIHP	VILP	VIHP	VILP	VILP	THE
39	VILP	THP	VIHP	TLLP	I VILP	THP
59 40	VIHP	I VIHP	VIHP	LILP	VILP	THE
40 41	VILP	LILE	VILP	THP	VILP	V _{IHP}
42	VIHP	VILP	VILP	VIHP	V ILP	VIHP
42 43	VILP	VIHP	V _{ILP}	VIND	VILP	VIHP
43	VIHP	VIHP	VILP	V _{IHP}	VILP	VIHP

TABLE VI. Product term addresses.

Product	Pin name				
term	^I 7	^I 8	^I 9	^I 10	
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14	VILP VIHP VILP VIHP VIHP VIHP VIHP VIHP VIHP VIHP VIH	VILP VIHP VIHP VILP VIHP VIHP VIHP VIHP VIHP VIHP VIHP	VILP VILP VILP VIHP VIHP VIHP VILP VILP VILP VILP VILP VIHP VIHP VIHP	VILP VILP VILP VILP VILP VILP VIHP VIHP VIHP VIHP VIHP VIHP VIHP VIH	

TABLE VII. Architecture bit addressing.

Architecture bit	18	19
Output polarity (C _O)	 V _{ILP} 	V _{ILP}
Register/Nonregister output (C ₁)	 V _{IHP} 	V _{ILP}

TABLE VIII. Phantom input term addresses.

Phantom input term	¹ 3	I ₄
PO	V _{ILP}	VILP
P1	V _{IHP}	VILP
P2	V _{ILP}	VIHP
P3	V _{IHP}	VIHP

TABLE IX. Delta limits at +25°C.

 Parameter <u>1</u> /	Device types
<u> </u>	ALL
^I cc	 ±2 mA
^I ozh	±10% of specified value
^I OZH	±10% of specified value

1/ The above parameter shall be recorded before and after the required burn-in and life tests to determine the delta (1).

4.8 Erasing procedure. The recommended erasure procedure for the device is exposure to shortwave ultraviolet light which has a wavelength of 2537 angstroms (A). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 25 Ws/cm. The erasure time with this dosage is approximately 35 minutes using an ultraviolet lamp with a 12000 μ W/cm power rating. The device should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose the device can be exposed to without damage is 7258 Ws/cm (1 week at 12000 μ W/cm). Exposure of the device to high intensity UV light for long periods may cause permanent damage.

PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 <u>Intended use.</u> Microcircuits conforming to this specification are intended for use for original equipment design application and logistic support of existing equipment.

- 6.2 Ordering data. Acquisition documents should specify the following:
 - a. Complete Part or Identifying Number (PIN) (see 1.2).
- B. Requirement for delivery of one copy of the quality conformance inspection data pertinent to the device inspection lot to be supplied with each shipment by the device manufacturer, if applicable.
- c. Requirement for certificate of compliance, if applicable.
- d. Requirements for notification of change of product or process to contracting activity in addition to notification to the qualifying activity, if applicable.
- e. Requirements for failure analysis (including required test condition of method 5003 of MIL-STD-883), corrective action and reporting of results, if applicable.
- f. Requirements for product assurance options.
- g. Requirements for special lead lengths or lead forming, if applicable. These requirements shall not affect the PIN. Unless otherwise specified, these requirements will not apply to direct purchase by or direct shipment to the Government.
- h. Requirements for programming the device, including processing option.
- i. Requirements for "JAN" marking.
- 6.3 <u>Abbreviations, symbols, and definitions.</u> The abbreviations, symbols, and definitions used herein are defined in MIL-M-38510, MIL-STD-1331, and as follows:
- 6.4 <u>Logistic support</u>. Lead materials and finishes (see 3.3) are interchangeable. Unless otherwise specified, microcircuits acquired for Government logistic support will be acquired to device class B (see 1.2.2), and lead material and finish C (see 3.3). Longer length leads and lead forming shall not affect the PIN. It is intended that spare devices for logistic support be acquired in the unprogrammed condition (see 3.7.1) and programmed by the maintenance activity, except where use of quantities for devices with a specific program or pattern justify stocking of preprogrammed devices.
- 6.5 <u>Substitutability.</u> The cross-reference information below is presented for the convenience of users. Microcircuits covered by this specification will functionally replace the listed generic-industry type. Generic-industry microcircuit types may not have equivalent operational performance characteristics across military temperature ranges or reliability factors equivalent to MIL-M-38510 device types and may have slight physical variations in relation to case size. The presence of this information shall not be deemed as permitting substitution of generic-industry types for MIL-M-38510 types or as a waiver of any of the provisions of MIL-M-38510.

Military device type	Vendor similar part number
01	c22v10-30
02	c22v10-25
03	c22v10-20
04	c22v10-15

6.6 <u>Changes from previous issue</u>. Marginal notations are not used in this revision to identify changes with respect to the previous issue due to the extensiviness of the changes.

CONCLUDING MATERIAL

Custodians:

Army - ER Navy - EC

Air Force - 17

Review activities: Army - AR, MI Navy - OS, SH, TD Air Force - 19, 85, 99

DLA - ES

User activities:

Army - SM Navy - AS, CG, MC

Preparing activity: Air Force - 17

Agent:

DLA - ES

(Project 5962-1251)